High-Speed SERDES Interfaces In High Value FPGAs
Lattice Semiconductor has introduced two low cost FPGA families with SERDES, the LatticeECP2M, introduced in 2007, and the most recent family, the LatticeECP3. The ECP2M and ECP3 FPGAs provide designers with the best of both worlds: a high performance, low-cost FPGA fabric with built-in high performance SERDES.
These devices offer designers a low-cost integrated platform to meet their next generation design requirements. Lattice also offers customers a high performance SERDES-based FPGA family, the LatticeSC/M, which offers additional on-chip ASIC IP integration.
Download this whitepaper to find out more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Capacitors, Communication, Components, Embedded, Power
More resources from Lattice Semiconductor Corporation
Implementing High-Speed DDR3 Memory Controllers in a Mid-Range FPGA
Implementing a highspeed, high-efficiency DDR3 memory controller in a FPGA is a formidable task. Until recently, only a few high-end (read: expensi...
RELIABLE RESET GENERATION FOR TI TMS320C6XXX (“DAVINCI”) PROCESSORS
Every microprocessor or DSP requires a reset generator circuit or IC to perform two functions: (1) start up from a fixed condition after the suppli...
Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block
New market segments are increasingly driving competing FPGA vendors to incorporate a wider variety of functionality and flexibility within their de...
