SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge Soft IP
Many Image Signal Processor (ISP) or Application Processors (AP) use the Mobile Industry Processor Interface (MIPI® ) Camera Serial Interface 2 (CSI-2) standard for image sensor inputs. However, some high resolution CMOS image sensors use a proprietary SubLVDS output format. The Lattice Semiconductor SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge IP for Lattice Semiconductor CrossLink™ solves the interface mismatch between subLVDS output image sensor and an ISP/AP using MIPI CSI-2 interface.
Download this whitepaper to find out more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Communication, Image sensors, Power, Processors
More resources from Lattice Semiconductor Corporation
Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block
New market segments are increasingly driving competing FPGA vendors to incorporate a wider variety of functionality and flexibility within their de...
1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP
As the industry evolves, bandwidth requirements have exceeded what display manufacturers are capable of manufacturing, while application processor ...
Implementing High-Speed DDR3 Memory Controllers in a Mid-Range FPGA
Implementing a highspeed, high-efficiency DDR3 memory controller in a FPGA is a formidable task. Until recently, only a few high-end (read: expensi...
